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ABSTRACT
Development of Compact Phased Array Receivers on
RFSoC Prototyping Platforms
Jacob Bartschi
Department of Electrical and Computer Engineering, BYU
Master of Science
The continual increase of wireless technologies in the world has motivated the use of
phased arrays to mitigate radio frequency interference (RFI). There are many methods of
performing beamforming for RFI rejection, but they are traditionally physically large and
complicated solutions. Phased arrays need to be shrunk and made cheaper for them to
see widespread use. This work presents several compact phased array receivers for different
applications.
The first part of this thesis presents a software GPS processor for a digital beamforming GPS receiver. The receiver is small enough to be flown on drones and enables GPS
signals to be processed and a user’s position to be determined. Using digital beamforming, it can operate even under poor conditions such as intentional jamming, RFI, and large
multipath effects.
Next, this work builds a frontend RF chain for a true time delay phased array receiver.
The receiver uses analog true delay delay chips to mitigate radio frequency interference in
sensitive instruments. True time delay allows for analog beamforming over a wide bandwidth,
but compact true time delay solutions are new and untested. The receiver allows these
solutions to be properly vetted in a full system. The chain uses novel compact wideband
antennas for L-band frequencies and traditional low cost amplifiers and filters.
The last section of this thesis updates the open-source CASPER project to fully
support RF system-on-chips. CASPER is an open-source framework for radio astronomy
instruments. It speeds up the design and implementation of radio astronomy instruments
on compact platforms and makes them easier to interact with. This work expands the
framework to use the transmit abilities of advanced RF system-on-chip platforms. With
this expansion, full duplex systems such as communications and radar can now also use
CASPER. A full loopback beamforming test built on CASPER demonstrates both transmit
and receive beamforming.

Keywords: GPS, RF, RF system-on-chip, ultra-wideband antennas, phased arrays, CASPER,
true time delay
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4.5 Simulink mask editor for the updated CASPER RFDC yellow block mask. This
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CHAPTER 1.

INTRODUCTION

Since the advent of integrated circuits, large and complex systems have been made
smaller and more compact every year. Currently, the world of RF front-end hardware remains
one of the last fields that has yet to be fully miniaturized into integrated circuits. Large
budgets are allotted and spent on the development of custom RF hardware for applications
such as radar, communications, and radio astronomy. Not only is this endeavor expensive,
but the requirements of custom hardware creates physically very large systems that are hard
to maintain or mount on mobile platforms.
The solution appears to be to try and integrate this hardware into integrated circuits,
but this comes with its own problems. Low frequency systems are more easily integrated into
digital chips because of the proportionally low sample rates required, but the inversely proportional size of the front end antennas becomes an issue for compact systems. Conversely,
high frequency systems have smaller and more easily integrated antennas, but digital circuits
have difficulty achieving the higher required sample rates.
This shrinking of hardware becomes more important each year, as phased array systems become more popular and necessary to implement modern systems. Phased arrays
transmitters and receivers allow for electronic beam-steering of multiple simultaneous beams,
which is crucial as the world becomes more filled with wireless devices all vying for the same
bandwidth and physical paths through space. Using beamforming, a device can focus its
attention on intendeds target to cut through noise and interference. MIMO communications
and satellite mega-constellations are just a few large-scale applications of phased array beamforming. These arrays have historically been very large and very expensive, limiting their
use to defense or scientific applications where few devices are required and large government
budgets are available.

1

1.1

The RF System-on-Chip
Recent advances in the last decade have begun to close this gap, with digital speeds

beginning to reach higher and higher. A major trend in compact RF system design is
the development of RF System-on-chip (RFSoC) integrated circuits, where large portions
of the traditional RF frontend, usually mixers, data converters, and digital processing, are
combined onto a single chip. This allows much of the complex analog hardware required in
the RF fronted to be omitted or otherwise shrunk, making the whole system more compact.
New RFSoC chips and their associated development boards are now providing up to
16 simultaneous transmit and receive channels with high speed RF sampling on a platform
the size of a laptop. These capabilities are plenty to implement many kinds of RF and
wireless systems, including phased arrays. The platforms are small enough to mount on
drones and integrated enough to cut development speeds and costs to levels that commercial
industries can afford. However, because these devices are so new, they are not yet well
understood and used on a large scale.
In support of industries and fields that would benefit from RFSoCs, Brigham Young
University has been researching various ways to use these chips. Several systems have been
and are being developed using these devices, including a flyable phased array GPS receiver,
an adaptable phased array testing platform, and a phased array feed for a single dish radio
astronomy telescope. BYU has also worked on shortening the development time for RFSoCbased systems by extending and improving upon the open-source CASPER framework.

1.2

Previous Work
Much work has been done recently attempting to integrate RF components for various

kinds of systems. Many groups have developed custom application specific system-on-chips.
These, like other application specific integrated circuits, have the advantage of high performance for the target application and tight control over every subsystem within the chip
while still acheiving a compact form.
One such custom system-on-chip is a 20 GHz phased array receiver developed in [1].
The receiver packaged a low-noise amplifier, phase shifter, and programmable gain amplifiers

2

into a single chip. Each of these components would typically be separate, and a system would
have to deal with the complexities of connecting them together on a printed circuit board.
In [2], a dedicated system-on-chip device for the growing Internet of Things movement
was created. Internet of Things and GNSS transceivers were combined into a single chip,
though they could not receive at the same time. Along with the necessary RF circuits, a
power amplifier sufficient for IoT transmit operations was included.
For even higher frequency systems, even more of the system can be integrated, such
as antennas. This was demonstrated by the 240 GHz FMCW radar reported in [3]. NXP
Semiconductor also integrated antennas into an RF system-on-chip in their commercial 77
GHz automotive radar product [4].
The Xilinx Ultrascale+ RFSoC is a more general purpose system-on-chip that combines data converters with FPGA fabric and traditional processors. It aims to be a onesize-fits-most solution to RF and wireless systems, so that projects do not have to invest
in custom IC development. It has been demonstrated to have exceptional data converter
performance and reliability by [5] and [6].
Recently, this RFSoC has been used for several applications. A MIMO channel measuring device was constructed by [7] and the Xilinx RFSoC allowed them to directly sample
communication channels. [8] used the same device to implement a real-time noise generator
for a noise radar, and [9] used it to create a direct sampling OFDM receiver.
While custom system-on-chips for phased arrays such as the one in [1] have been
developed, the general-purpose Xilinx RFSoC has mostly been used for non-beamforming
communications and radar purposes. RFI mitigation also has not been implemented on
system-on-chips in general.

1.3

Contributions
This work presents three different compact RFI-mitigating phased array systems built

on Xilinx RFSoC-based development boards. Specific contributions of the author include:

3

• Enabled drones to locate themselves with GPS in poor conditions through the creation
of a multi-beam digital beamforming GPS receiver. A custom GPS signal processor was
created to manage the data from multiple beams and calculate the platforms position.
• Advanced wide-band RFI cancellation for sensitive radio astronomy instruments through
the design and construction of a modular test and benchmarking environment for true
time delay integrated circuits and other phased array receiver components such as novel
notch filters.
• Supported an unprecedented high sensitivity multi-pixel phased array feed for a radio astronomy telescope by extending the open-source CASPER framework for radio
astronomy instruments to utilize modern RF system-on-chip transmit features. Hardware level simulations are now possible to validate and test designs before investing in
their full implementation.
• Enabled the operation of radio astronomy instruments in an RF crowded environment
by creating full hardware loop-back tests that can generate RFI scenarios to test and
verify RFI-cancelling beamforming techniques within a single platform.
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CHAPTER 2.
RECEIVER

GPS PROCESSOR FOR A DIGITAL BEAMFORMING GPS

The Global Positioning System (GPS) is a system designed and implemented by the
United States that provides the ability for users to accurately determine their location from
any point in the world. The GPS constellation currently consists of 31 satellites in a high
orbit around the earth. Each satellite transmits information concerning its orbit as well as
its clock. A user obtains that information from several satellites and can determine their
own location through multilateration using the locations of the satellites and the difference
between the satellites’ clocks and the user’s own clock.
In order to deal with the large free space path loss between the satellites and the
user and to allow all the satellites to operate in the same bandwidth, the satellites transmit
using a spread spectrum code. By correlating the received signal with a locally produced
copy, a user can successfully recover the extremely low power signals that reach the earth
and identify which satellite transmitted it.
However, because the signal powers are already so low, any increase in loss due to
weather, multi-path propagation and Rayleigh fading, being inside structures, or electromagnetic interference can cause the user to lose the signal. This is undesirable, especially in
emergency or military situations.
A GPS receiver typically has an antenna with a very broad, omnidirectional pattern.
This allows the receiver to see satellites anywhere across the sky regardless of the device’s orientation. Unfortunately, such an antenna has low gain, and does not help much in recovering
a signal from a specific satellite or blocking out unwanted interference.
There has been much study into the effects of radio frequency interference (RFI) on
GPS receivers [10], and several solutions are being investigated. Rejection of out-of-band
interference saturating components in the receiving chain is investigated by [11]. There, the
chain becomes a reconfigurable system that can change components to respond to several
5

RFI scenarios. [12] takes a different approach and creates a digital beamforming array to
form nulls on interfering sources.
Instead of the null-forming array described in [12], an array array is proposed that
both forms beams that tracks the GPS satellites and forms nulls on RFI sources. By forming
multiple narrow, electronically scanned beams, the receiver can focus on just the satellites
and track them as they move. This adds gain to the system and can be used to spatially
filter interference, allowing a user to receive GPS data in otherwise poor conditions. Such a
receiver could be flown on a drone and maintain precise positioning while in the presence of
malicious jamming, stormy weather, or bad multi-path conditions. It could also be worn on
a person to track their movements within a structure for safety or research purposes.

2.1

System Description
BYU proposed an implementation of a compact phased array GPS receiver on a Xilinx

RFSoC-based platform produced by HiTech Global. The RFSoC board consists of various
networking peripherals and a Xilinx RFSoC chip, which has high speed ADCs and DACs,
FPGA fabric, and a traditional processor.
The full system consists of a reduced RF frontend with L-band patch antennas and
amplifiers that feed into the high speed ADCs on the HiTech Global board. The FPGA
portion of the board will then process the GPS signals to form beams to track individual GPS
satellites and maximize the SNR of their signals. A set of GPS signal correlators per beam
in the FPGA then deliver their outputs to the software GPS processor and beamforming
algorithms on the traditional processor. Finally, the software GPS processor takes the data
from the digital hardware correlators to parse the GPS navigation message and solve for the
receiver’s position.
The hardware frontend of the proposed GPS receiver was developed by Spencer Ammermon and the FPGA portion of the system was created by Jake Kunzler. Described in
this chapter is the software processing portion that I built.
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2.2

Inputs
The software GPS processor receives batches of data packets from the receiver hard-

ware. The packets consist of parallel samples of the GPS signal output from multiple digital
beams. Each parallel sample is stamped with the time received, the PRN code offset given
by the hardware correlator, the carrier phase offset given by the hardware equalizers, and
the peak correlation index of the correlator. Samples within a packet share a common
timestamp.

2.3

Components
The software GPS processor has five primary components. The first two components

(equalizer and decider) operate entirely packet-wise on the input data. This means that they
process each beam’s sample in a packet before moving onto the next packet, and they output
to the next component using the same packet-wise structure. The third component (parser)
takes packet inputs, but has a serial output.

2.3.1

Equalizer
The equalizer component is the first block in the processor. It takes batches of

IQ sample packets of the GPS signal output by the receiver hardware, normalizes their
magnitude, and rotates them to match the BPSK modulation of GPS signals. The equalizer
FPGA

Hardware
Frontend

CPU

Beamforming,
Signal
Processing

GPS Processor

Networking

Figure 2.1: High level block diagram of the GPS receiver. Front-end hardware receives the
GPS signals which are processed digitally by the FPGA. The processed signals are given to
the CPU for decoding and position solving.
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Figure 2.2: High level block diagram of the GPS processor showing the five major components. GPS signal samples r[n] from the hardware are input on the left, and the user’s
position is output on the right.
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Decided Bit
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Decided Bit
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timestamp
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code phase
carrier phase

Beam 1 Navigation
Message
Satellite Positions

Position
Solver

User Position

Psuedoranges

Satellite
Model

Beam N
Navigation
Message

Parser

Time of Week

Code Phase
Carrier Phase

Figure 2.3: Block diagram of GPS processor showing the hand off of information between
components. Information is organized in packets of beam samples that share a common
timestamp. Packets are not split until the parser. The parser outputs navigation messages
and other information as it receives them.

operates on the samples within the packets and outputs equalized samples stored within
packets.
The equalizer acts in three steps. First, it copies information such as timestamps and
hardware correction values. Second, it processes the batch of samples through an automatic
gain control (AGC) circuit as shown in figure 2.4. The batch of sample packets is processed
beam-wise, meaning each beam is processed independently of the other beams in each packet.
The circuit can be written as
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accumulator

-

z-1

Compute
Signal Level

+

Figure 2.4: Automatic Gain Control (AGC) circuit used to normalize magnitude of samples.

ra [n] = r[n] A[n]

(2.1)

where r[n] are the complex-valued baseband inputs for a given beam, ra [n] are the amplitude
normalized complex-valued outputs of the AGC, and A[n] is the magnitude correction value




A[n] = α r[n] − R + α



r[n − 1] − R



(2.2)

or, as given in [13],



A[n + 1] = A[n] 1 − α r[n] + αR
n i

R h
u[n]
1 − 1 − α r[n]
A[n] =
r[n]

(2.3)

where R is the desired signal amplitude and α is the filter constant.
Third, the equalizer processes the batch of samples beam-wise through a phase correcting phase locked loop (PLL) as shown in figure 2.5. The PLL takes the complex-valued
magnitude normalized samples output from the AGC circuit and performs a complex rotation, producing complex-valued phase and magnitude corrected samples
rc [n] = ra [n]ej θ̂
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(2.4)

Rotation

loop filter

Compute
Phase Error

Make
Decision

z-1

Figure 2.5: Phase Locked Loop (PLL) circuit used to perform phase correction of samples.

where ra [n] are the complex-valued amplitude normalized inputs to the circuit, θ̂ is the phase
correction value, and rc [n] are the complex-valued phase and magnitude corrected outputs.
The phase correction circuit operates in a decision-directed loop. A preliminary
decision is made as to what symbol the sample is meant to represent. Then the preliminary
decision is compared to the sample, and the phase difference (phase error) θ is passed to a
loop filter with constants K1 and K2 . The loop filter produces a phase correction value θ̂
used to rotate the next sample.
The preliminary BPSK decision for the GPS signal samples are computed as discussed
in section 2.3.2. From the preliminary decision bit[n], the phase error θ is computed as

θ = ∠i[n] − ∠rc [n]

(2.5)

where i[n] is the symbol of the preliminary decision and ∠ returns the complex angle between
0 and 2π. Since the magnitude of the samples is normalized previously,

∠i[n] =



0


π
10

bit[n] = 1
bit[n] = 0

(2.6)

To compute ∠rc [n], atan2() is used. The function returns a value in the range (−π,
π], so ∠rc [n] is computed as

∠rc [n] =



atan2(rc [n])


atan2(rc [n]) + 2π

atan2(rc [n]) ≤ π

(2.7)

atan2(rc [n]) > π

to shift the negative angles to their positive equivalents.

2.3.2

Decider
The decider component receives a batch of equalized IQ sample packets of the GPS

signal from the equalizer component. It then performs down-sampling by averaging packets
and makes a decision on what bit each sample represents according to BPSK modulation
as shown in figure 2.6. Both down-sampling and decision making are performed beam-wise.
Down-sampling is performed by averaging N beam-wise samples together so that each sample
represents one bit of information. The decided bits are again placed into a packet and output
to the parser.

Figure 2.6: Decider Block Diagram. Incoming samples are down-sampled by averaging.
BPSK decisions are made on the averaged samples.

The maximum likelihood decision on what bit a sample represents is given by

bit[n] = argmin{|rd [n] − Ik |}

(2.8)

k

where rd [n] is the complex-valued sample and Ik is a symbol in the constellation. This is
equivalent to selecting the symbol in the constellation closest to the complex-valued sample.
For BPSK, k ∈ {0, 1}, I0 = −A, and I1 = +A. The maximum likelihood decision can
be rewritten as
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Figure 2.7: BPSK Constellation Diagram. BPSK is the modulation scheme used by GPS
signals

bit[n] =



1 0 ≤ ∠rd [n] <

0

π
2

≤ ∠rd [n] <

π
2

and

3π
2

≤ ∠rd [n] < 2π

(2.9)

3π
2

where ∠ returns the angle in the complex plane between 0 and 2π. This shows that bit[n] = 1
if the averaged sample is located in the first or fourth quadrants of the complex plane and
bit[n] = 0 if the averaged sample is located in the second or third quadrants.

2.3.3

Parser
The parser component takes the stream of decided bit packets and attempts to parse

them according to GPS navigation message format. The GPS navigation message is 1500
bits long transmitted repeatedly from each satellite at 50 bits/s. The message is divided into
5 subframes 300 bits long each. Each subframe contains the satellite telemetry and handover
word along with the satellite time. Subframes 1-3 additionally contain information on the
satellite’s clock and ephemeris parameters, which are used by the receiver to calculate the
satellite’s position and correction parameters. Subframes 4 and 5 contain pages of the GPS
satellite almanac, which contains information on the state of the entire GPS constellation.
The parser uses the bits output from the decider to construct navigation messages
according to the bit structure described in [14]. The bit structure for the data of interest
in the subframes used by the receiver is reproduced in table 2.1. As the data contained
in each beam only corresponds to a single satellite, a separate message is constructed per
12

beam. The parser only reads the data in the first 3 subframes and ignores subframes 4 and
5, as the almanac is unnecessary for the demonstration of the GPS hardware beamforming.
The component outputs to the satellite model when it has constructed a complete navigation
message from one of beams. In this case, a navigation message is considered complete having
received sub-frames 1, 2, and 3.
To enable psuedorange calculations in the satellite model, the parser also outputs the
satellite time of week parameter contained in each subframe to the satellite model separate
from the navigation message. Code and carrier phase measurements reported by the hardware and passed along the previous components are extracted from the bits and reported
to the model as well. This way the model can get updates to the satellite psuedorange as
frequently as possible.

2.3.4

Satellite Model
The satellite model contains the most recent navigation message information for each

GPS satellite. It uses the navigation message information to compute the locations of each
GPS satellite at a given time. When queried by the position solver, it can return the most
recent psuedoranges and the positions of given satellites at given times.
The model computes the satellite positions according to Tables 20-III and 20-IV
in [14], reproduced here as tables 2.2 and 2.3. Kepler’s eccentric anomaly Ek is calculated
by solving the function

f (E) = E − e sin E − M (t)

(2.10)

where E is the eccentric anomaly, e is the eccentricity, and M is the mean anomaly. Using
Newton’s method, this is solved iteratively by

En+1 = En −

f (En )
En − e sin En − M (t)
= En −
′
f (En )
1 − e cos En

(2.11)

By default, the model runs Newton’s method 20 times, but has options to run for a
different fixed number of iterations, or until a given ∆E is achieved, indicating convergence.
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With the eccentric anomaly solved for, the rest of the equations in table 2.3 are used
to solve for the ECEF coordinates of the satellite.
The other component required is the psuedorange to the satellite. The satellite clock
is provided in the navigation message. With that, the biased psuedorange can be calculated
coarsely with

ρb (t) = c[tu (t) − ts (t)]

(2.12)

where c is the speed of light in a vacuum, tu is the value of the user’s clock, and ts is the value
of the satellite’s clock obtained from the navigation message. Since the satellite model is only
concerned with temporal distance to the satellite, not geometric distance, the psuedorange
is instead stored as

tb (t) = tu (t) − ts (t)

(2.13)

The navigation message provides the satellite clock every message subframe, or every
6 seconds. In order to achieve more frequent psuedoranges, the code and carrier phase of
the GPS signal are tracked and used to interpolate the satellite clock, leading to

tb (t + δt ) = tu (t) − [ts (t) +

φcode (δt ) φc (δt )
+
]
fcode
2πfc

(2.14)

where δt is the time since the last satellite clock was received, φcode is the change in code
phase since the last satellite clock was received, fcode is the modulation frequency of the code
(1.023 MHz), φc is the change in carrier phase since the last whole change of code phase,
and fc is the carrier frequency. Here, the code phase is a whole number code bits and the
carrier phase is continuously increasing in radians and can be greater than 2π.
The psuedoranges described are biased, as the clocks between the user and the various
satellites are not synchronized. The bias is solved for as part of the position solver. Other
corrections that atmospheric effects can potentially be applied for more accurate psuedorange
estimation as described in [15], but are left out in this system for simplicity.
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2.3.5

Position Solver
The position solver component takes the satellite positions and psuedoranges from

the satellite model to compute the user’s position. The generic 3-dimensional multilateration
problem can be written as

R1 = kr0 − r1 k
R2 = kr0 − r2 k

(2.15)

R3 = kr0 − r3 k
where Rn is the range from the user to reference point n, the double bars represent the
euclidean norm, and rn is the 3-dimensional position of the reference point n described by




x
 n
 
rn =  yn 
 
zn

(2.16)

r0 is the location of the user. Expanding the notation gives

p
(x0 − x1 )2 + (y0 − y1 )2 + (z0 − z1 )2
p
R2 = (x0 − x2 )2 + (y0 − y2 )2 + (z0 − z2 )2
p
R3 = (x0 − x3 )2 + (y0 − y3 )2 + (z0 − z3 )2
R1 =

(2.17)

Since the GPS positioning problem does not have true ranges and has an unknown
bias between clocks, the problem requires an additional reference point (satellite) and is
written as
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p
(x0 − x1 )2 + (y0 − y1 )2 + (z0 − z1 )2
p
c(t2 − d) = (x0 − x2 )2 + (y0 − y2 )2 + (z0 − z2 )2
p
c(t3 − d) = (x0 − x3 )2 + (y0 − y3 )2 + (z0 − z3 )2
p
c(t4 − d) = (x0 − x4 )2 + (y0 − y4 )2 + (z0 − z4 )2

c(t1 − d) =

(2.18)

where c is the speed of light, tn is the time difference between the received satellite clock
and the user clock, and d is an unknown clock bias. For purposes of solving, the equations
are rearranged:

(x0 − x1 )2 + (y0 − y1 )2 + (z0 − z1 )2 − (c(t1 − d))2 = 0
(x0 − x2 )2 + (y0 − y2 )2 + (z0 − z2 )2 − (c(t2 − d))2 = 0
(x0 − x3 )2 + (y0 − y3 )2 + (z0 − z3 )2 − (c(t3 − d))2 = 0

(2.19)

(x0 − x4 )2 + (y0 − y4 )2 + (z0 − z4 )2 − (c(t4 − d))2 = 0
The multivariate Newton’s method is used to iterate through guesses until the unknown position and clock bias is determined through convergence.
The solution to these equations provides the location of the user in ECEF coordinates.
For most applications, the location is more useful when given in geodetic coordinates, also
called Latitude Longitude Altitude (LLA). Converting from LLA to ECEF is relatively
straightforward.
  

x
(N + h) cos φ cos λ
  

  

y  =  (N + h) cos φ sin λ 
  

2
z
(N (1 − e ) + h) sin φ

(2.20)

where

N=

a
(1 − e2 sin2 φ)1/2
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(2.21)

To obtain LLA (λ, φ, h) from ECEF (x, y, z),

λ = arctan
p=

p

y
x

x2 + y 2 = (N + h) cos φ

p
−N
cos φ
nz 
N 2 o
1 − e2
φ = arctan
p
N +h
h=

(2.22)
(2.23)
(2.24)
(2.25)

Latitude can be calculated directly, but longitude and altitude must be obtained by
iterating between equations 2.25 and 2.24.

2.4

Running the Software
The described code is written in C/C++ and designed to run bare-metal on the

HiTech Global board. Each of the components is its own class, and one instance of each
is declared and initialized once on startup. The initialization functions link each of them
together. When running, the software is fed GPS sample packets continuously from the
high speed data converter in the FPGA fabric. These are then fed continuously through the
equalizer and decider blocks to create a stream of bits into the parser. The parser constantly
checks to see if a message has been detected, then builds the navigation message. Once a
message is finished building, it is output to the satellite model.
The satellite model continuously runs to update the positions and psuedoranges of the
each satellite according to the information received in the navigation message. The position
solver requests those positions and psuedoranges whenever it is called to solve for the user
position, after which is solves the multilateration problem and outputs the current position.
The Eigen C/C++ library is used for matrix operations required in the various solvers. All
the code is hosted on the BYU Radio Astronomy Systems (RAS) git server.
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2.5

Summary
The software GPS processor is now complete. It individually processes and parses the

outputs of correlators from multiple digital beamformers in the FPGA fabric to extract the
navigation messages and times of flight from GPS satellites. It then uses that information
to update its knowledge of the GPS satellites and solves for the platforms position.
The software processor is designed to run embedded on an RF system-on-chip and
used in conjunction with multiple beamforming algorithms running on on the same chip.
Early tests have suggested that the GPS portion of the processing does not consume enough
resources to interfere with the beamformers. When combined with the beamformers, the
GPS processor will be able to report the platform’s position even under poor multipath or
weather conditions. At the time of writing, the processor has only been tested with synthetic
data.
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Table 2.1: Bit structure of subframes 1-3 of the GPS Navigation message. When a parameter is split between two
sets of bits, the second set is displayed in parentheses.
Parameter
GPS week number
C/A or P on L2
URA index
SV health
L2/P data flag
IODC
IODE
IODE (repeated)
TGD
toc
af2
af1
af0
AODO
Crs
δn
M0
Cuc
e
Cus
√
A
toe
Cic
Ω0
Cis
i0
Crc
ω
Ω̇
IDOT
Time of Week
integrity status flag
alert flag
anti-spoof flag
Fit interval flag

Subframe
1
1
1
1
1
1
2
3
1
1
1
1
1
2
2
2
2
2
2
2
2
2
3
3
3
3
3
3
3
3
all
all
all
all
all
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Start Bit
61
71
73
77
91
83 (211)
61
271
197
219
219
249
271
288
69
91
107 (121)
151
167 (181)
211
227 (241)
271
61
77 (91)
121
137 (151)
181
197 (211)
241
279
31
24
48
49
287

End Bit
70
72
76
82
91
84 (218)
68
278
204
234
234
264
292
292
84
106
114 (144)
166
174 (204)
226
234 (264)
286
76
84 (114)
136
144 (174)
196
204 (234)
264
292
37
24
48
49
287

Table 2.2: Ephemeris parameters given by GPS navigation messages.
Reproduced from IS-GPS-200K Table 20-III
Parameter

Units

Description

IODE

(see text)

Issue of Data Number

Crs

meters

Radius correction, sine

∆n

semi-circles/sec

Mean motion correction

M0

semi-circles

e

dimensionless

Cus
√
A

radians
√
meters

Argument of latitude correction, sine

toe

seconds

reference time of ephemeris

Cic

radians

inclination correction, cosine

Ω0

semi-circles

longitude of ascending node

Cis

radians

inclination correction, sine

i0

semi-circles

Crc

meters

ω

semi-circles

Ω̇

semi-circles/sec

rate of right ascension

IDOT

semi-circles/sec

rate of inclination angle

Mean anomaly at reference time
Eccentricity

Square root of semi-major axis

inclination angle at reference time
radius correction, sine
argument of perigee
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Table 2.3: Solving for GPS satellite position in ECEF coordinates using ephemeris
parameters from GPS navigation messages. Reproduced from IS-GPS-200K Table
20-IV
µ = 3.986005 x 1014 meters3 /sec2

Earth’s gravitational constant for GPS user

Ω̇e = 7.2921151467 x 10−5 rad/sec
√
A = ( A)2
p
n0 = Aµ3

Earth’s rotation rate

t

GPS system time at time of transmission

tk = t − toe

Time from ephemeris reference epoch

n = n0 + ∆n

Corrected mean motion

M k = M0 + n t k

Mean anomaly

Mk = Ek − e sin(Ek )
 sin(vk )
vk = arctan cos(v
k)
 √1−e2 sin(Ek )/(1−e cos(Ek )
vk = arctan (cos(Ek )−e)/(1−e cos(Ek )
 e+cos(vk )
Ek = arccos 1+e
cos(vk )

Kepler’s Equation for Eccentric Anomaly

Φk = v k = ω

Argument of Latitude

δuk = cus sin(2Φk ) + cus cos(2Φk )

Argument of Latitude Correction

δrk = crs sin(2Φk ) + crs cos(2Φk )

Radius Correction

δik = cis sin(2Φk ) + cis cos(2Φk )

Radius Correction

uk = Φk + δuk

Corrected Argument of Latitude

rk = A(1 − e cos(Ek ) + δrk

Corrected Radius

ik = i0 + δik + (IDOT ) tk

Corrected Inclination

x′k = rk cos(uk )

Positions in orbital plane

Semi-major axis
Computed mean motion (rad/sec)

True Anomaly

Eccentric Anomaly

yk′ = rk sin(uk )
Ωk = Ω0 + (Ω̇ − Ω̇e ) tk − Ω̇e toe

Corrected longitude of ascending node

xk = x′k cos(Ωk ) − yk′ cos(ik ) sin(Ωk )

Earth-fixed coordinates

yk = x′k sin(Ωk ) − yk′ cos(ik ) cos(Ωk )
zk = yk′ sin(ik )
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Figure 2.8: Class structure of software GPS receiver.
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gpsSample

decidedBit

+ ID: string

+ samples: gpsSample[]

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

packet_decidedBits

+ invertPolarity(): void

- reversePolarity_flag: bool

<<get/set>> - bit: bool

<<get/set>> - carrierPhase: double

<<get/set>> - codePhase: double

<<get/set>> - peakCorrelationIndex: uint16

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

+ ID: string

+ samples: gpsSample[]

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

packet_gpsSamples

+ value: complex<float>

<<get/set>> - carrierPhase: double

<<get/set>> - codePhase: double

<<get/set>> - peakCorrelationIndex: uint16

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

Decider

+ reset(): void

+ is_done(): bool

+ process(): void

+ load_outputs(queue<packet_decisions>*): void

+ output_decisions: queue<packet_decisions>*

+ inputs: vector<packet_equalizedSamples>

- deciderFlag: bool

- averageCounter: int

- correctionAverageValue: complex<float>[]

- sampleAverageValue: complex<float>[]

- correctionAccumulator: complex<float>[]

- sampleAccumulator: complex<float>[]

- averagingSize: int

+ process(): void

+ assign_outputs(queue<packet_equalizedSamples>*): void

- pass_information(): void

- phase_correction(): void

- agc(): void

+ output: vector<packet_equalizedSamples>*

+ inputs: vector<packet_gpsSamples>

- loopFilterLastK2: float

- loopFilterK2: float

- loopFilterK1: float

- b_noise: float

- eta: float

- rotation: float[]

- variableGain: float[]

- alpha: float

- signalLevel: float

Equalizer

equalizedSample

positionsolver

+ getPosXYZ(Vector4d): cartesian_vec_t

+ setModel(satellitemode*): void

- maxIterations: int

- solverPrecision: double

- model: satellitemodel*

+ ID: string

+ samples: gpsSample[]

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

packet_equalizedSamples

+ equalized_sample: complex<float>

<<get/set>> - carrierPhase: double

<<get/set>> - codePhase: double

<<get/set>> - peakCorrelationIndex: uint16

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

Parser

<<struct>>
psuedorange

+ time: double
+ isLoaded(): bool

+ range: double
+ loadNavMessage(navigationMessage)

+ satID: int
+ get_location_xyz(double): cartesian_vec_t

+ ephemeris parameters -- see IS-GPS-200k for
all parameters

+ flags -- see IS-GPS-200k for all flags

+ gps_week_number: uint8

- loaded: bool

orbitalLocation

+ run();

+ load_outputs(satellitemodel*): void

+ load_inputs(decider*): void

- parityCheck(): bool

- parityBits(uint8, uint8): decidedBit

- bxor(decidedBit, decidedBit): decidedBit

- processSubframe3(uint8): void

- processSubframe2(uint8): void

- processSubframe1(uint8): void

- processSubframe(uint8): void

- loadSubFrame(uint8): void

- deciderBlock: decider*

- model: satellitemodel*

- inputDecisions: queue<packet_decisions>

- d30: decidedBit

- d29: decidedBit

- checkedSubFrame: decidedBit[]

- subFrame: decidedBit[]

- flipped: bool[]

- alignedFlag: bool[]

- toRead: deque<decidedBit>[]

- tempTOW: TOWmeasurement

- tempMessages: packet_navigationMessage

navigationMessage

satellitemodel

+ getRange(int): psuedorange

+ updatePhases(int, double, double): void

+ getSatellitePosition(int, double): cartesian_vec_t

+ updateModel(): void

- updatePsuedoranges(): void

+ toSave: queue<navigationMessage>

+ newTOWmeasurements: queue<TOWmeasurement>

- carrier2range: double

- code2range: double

- currentCarrierPhase: double[]

- currentCodePhase: double[]

- recentRanges: psuedorange[]

- satellites: orbitalLoaction[]

+ ID: string

+ messages: navigationMessage[]

<<get/set>> - beamID: uint8

<<get/set>> - hardware_timeStamp: uint64

packet_navigationMessage

+ ephemeris parameters -- see IS-GPS-200k for
all parameters

+ flags -- see IS-GPS-200k for all flags

+ gps_week_number: uint8

+ data_ID: uint8

+ load_frame: bool[]

CHAPTER 3.
TESTBENCH

RF FRONTEND FOR TTD ANALOG BEAMFORMING

Beamforming with phased array receivers is commonly used in modern communications and remote sensing systems to reject electromagnetic interference or to point in a
desired direction. This lets the receiver operate under poor or noisy conditions, such as a
radar being jammed or a radio telescope receiving unwanted signals.
Phased array beamforming can be done in either the analog or digital domain. In
digital beamforming, each element in the phased array is sampled individually, and the
beamforming is done in the digital domain. Digital beamforming allows the system to
compute and create multiple beams simultaneously, and the number of potential beams is
primarily limited by processing power.
Under extremely poor conditions, interference can exceed the dynamic range of the
receiver’s analog-to-digital converters and render digital beamforming useless. This becomes
an issue especially for high sensitivity devices such as radio telescopes, where the levels
of the signals of interest are extremely low and the levels of interfering signals are much
higher, leading to saturated ADCs and unrecoverable data. Analog beamforming avoids this
problem by using phase shifters to shape the beam and reject interference before it reaches
the ADCs.
Unfortunately, the use of phase shifters prevents the receiver from operating at large
bandwidths because of beam squint. Beam squint is the change of the array’s response
pattern over a frequency band. This is caused by the difference in electrical length of a
given phase for different frequencies. Beamforming relies on changing the effective electrical
length of the array’s ports, and when the change is accomplished by shifting phase, the
effective electrical lengths at various frequencies will not be the same. One set of phase
changes (beamformer weights) will cause the array to point, or squint, in different directions
across its bandwidth. If the operating bandwidth is kept small, the effect of beam squint
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can usually be ignored, but when using large bandwidths, the difference in pattern at the
edges of the band can degrade performance.
Beam squint in analog beamforming is avoided by using true time delay (TTD) instead
of phase shifters. Instead of effectively changing electrical length by modifying the phase
of incoming signals, TTD techniques actually change the electrical length by introducing
a time delay into the signal path. In its simplest form, this can be done by physically
lengthening or shortening the signal paths. Time delays are independent of the signal’s
frequency and are the same for all of the signal’s frequency components. Since they do not
have the frequency dependent effects of beam squint, TTD beamforming will perform the
same across the system’s bandwidth.
TTD techniques have historically been expensive and difficult to implement, especially
at low frequencies. For L band systems, the delay times required are on the order of hundreds
of picoseconds, or lengths of tens of centimeters. If the desired beam is fixed and unchanging,
it is not hard to set the lengths of transmission lines once and be done. Trying to do this for
a more useful variable beamformer is space hungry and complex, often making the benefits
of TTD not worth the cost.
Recent advances are enabling the design of more practical TTD solutions packaged
in integrated circuits. As part of the NSF Spectrum and Wireless Innovation enabled by
Future Technologies (SWIFT) program, Washington State University is designing new TTD
chips for use in phased array receivers. They are also designing notch filter chips to further
aid in electromagnetic interference rejection.
BYU is assisting as a partner in the true time delay for RFI mitigation project by
developing a complete phased array receiver to utilize and testbench these new chips. In
order to test the chips with a real use case, the receiver needs to have high bandwidth and
operate at a useful frequency. The receiver will operate at L-band with 16 channels and will
utilize the Xilinx ZCU216 RFSoC prototyping board for the digital backend as well as for
generating the mixer LOs for each channel.
To maximize the usefulness of the testbench, the system is designed with a modular
front-end in mind. This way large portions of the system can be reused or swapped out for
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experiments with other frequencies or components. The RFSoC backend naturally supports
this kind of modularity and adaptability with FPGA fabric and adaptable data converters.

3.1

Beam Squint
As previously mentioned, beam squint is the undesirable change in an array’s direc-

tivity over a large bandwidth that occurs when applying narrow-band beamforming to a
wide-band system. Consider a uniform line array (ULA) of 2N + 1 isotropic elements spaced
d apart in meters, where the left element is zero indexed and the center element is located at
the origin of a 2-dimensional coordinate system. The other elements extend along the x axis.
The array operates with a center frequency of ωc . The radiation pattern of such an array
can be modeled as the sum of the received signal from a distant point source at each of the
array elements. Beamforming creates a new radiation pattern by multiplying the received
signals by a column vector of weights to modify the array response pattern:
Ab (θ) = wH v

(3.1)

where v is a column vector containing the received signal voltages at each element n as
phasors
vn = ejk(n−N )d cos θ


v0


 . 
v =  .. 


v2N
For the max directivity beamformer, the weights are chosen so that the response pattern
moves its main lobe to a desired angle θ̂. This is done by selecting weights that, when
applied, modify the phase of the received signal so that they sum coherently at the desired
angle. For the described ULA, the weights can be chosen as

w = αv
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where θ is set to θ̂, and α is a scale factor to achieve some normalization. Therefore,

Ab (θ) =

2N
X

e−jk(n−N )d cos θ̂ ejk(n−N )d cos θ

(3.2)

n=0

When θ = θ̂

Ab (θ̂) = Ne

(3.3)

where Ne is the number of elements in the array, and the signal sums coherently in that
direction.
The problem introduced by applying this narrow-band beamformer model to a wideband system comes from the wavenumber k used in v. For a narrow-band beamformer, k is
calculated using the center frequency

k=

2π
ωc
=
λc
c

The weights are then chosen so that the signal at that center frequency will sum coherently
at the desired angle. However, in a wide-band case the weights are applied to all frequencies

Ab (θ, ω) =

2N
X

e−j

ωc
(n−N )d cos θ̂
c

ω

ej c (n−N )d cos θ

(3.4)

n=0

and the resulting multiplication of the weights will not produce the desired coherent sum at
a different frequency.

Ab (θ̂, ω) =
=

2N
X

n=0
2N
X

e−j

ωc
(n−N )d cos θ̂
c

ω

ej c (n−N )d cos θ̂
(3.5)

e

j 1c (n−N )cosθ̂(ω−ωc )

n=0

When ω = ωc , the exponential goes to 1, and the pattern degenerates to the narrow-band
case in equation 3.3. Otherwise, the exponential causes the pattern to change at different
frequencies.
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Figures 3.1 and 3.2 show the difference in performance between a TTD and a phase
shifted array across a wide band. The array is a 2-element ULA with a spacing of 1 wavelength for a center frequency of 1 GHz. In both figures, the array is steered to 45° at the
center frequency using both TTD and phase shifting. The phase shifted array suffers from
the beam squint effect and begins to point the main beam at the wrong angle as the frequency moves away from the 1 GHz center. The TTD array array maintains the same desired
response regardless of the frequency offset.

Received Time-averaged Power (Normalized dB)
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Figure 3.1: Beamforming with true time delay vs phase shifting. A 2-element ULA with a
spacing of 1 wavelength at a center frequency of 1 GHz is simulated. The array is steered to
45° using both true time delay and phase shifting, and the resulting received power is plotted
across a wide bandwidth. The TTD array shows no degradation across the wide band, while
the phase shifting does.

Beam squint is primarily only an issue with wide-band analog beamforming. When
performing the beamforming digitally, the incoming signal can be channelized into narrowband segments, each with different weights. So long as the bandwidth of each channel is
sufficiently narrow, beam squint is not a problem for a digital beamformer. This channelization could technically be done in analog as well, but the cost of constructing the required
27

Received Time-averaged Power (Normalized dB)

0
Phase Shifters
Time Delay

-10

-20

-30

-40

-50

-60
0

10

20

30

40

50

60

70

80

90

Angle

Figure 3.2: Beamforming with true time delay vs phase shifting. A 2-element ULA with a
spacing of 1 wavelength at a center frequency of 1 GHz is simulated. The array is steered
to 45° at the center frequency using both true time delay and phase shifting, and the array
response patterns are plotted at 1.5 GHz. The TTD array successfully maintains a beam
pointed at 45° at this large frequency offset, but the phase shifted array produces a beam at
a very different location.

filters and extra phase shifters makes it unreasonable. True time delay is the best solution
for beam squint in wide-band analog beamforming.

3.2

Design
The TTD testbench receiver was designed to operate with 400 MHz of Bandwidth

centered at 1.55 GHz. This is to accommodate the estimated 200 MHz of true time delay
that the new integrated circuits are predicted to enable. The center frequency was chosen
to approximate a radio astronomy use case. The RF front was designed to be modular to
allow simple swapping in and out of the integrated circuits under test, as the footprint of
the TTD and notch filter ICs was yet to be finalized.
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Figure 3.3: Block diagram of the TTD testbench receiver RF frontend.

3.2.1

Amplifier and Filter Chain
The frontend chain consists of typical alternating amplifiers and filters to condition

the signal before sampling. A single mixing stage is used to move the band of interest to
baseband.
In order to properly condition the signal for sampling, enough gain should be added
to the system so that the thermal noise power Pn is just strong enough to toggle 1 bit on
the ADC. For a 12 bit ADC with a max voltage swing of 1 V peak-peak, the voltage bin
corresponding to a given code is

Vc =

Vs
2 Nb

and the total number of toggled bits is

Nt =

log10 (Vn /Vc )
log10 (2)

(3.6)

where Vn is the voltage of the cascaded thermal noise, which is given by

Vn = Zin Pn

(3.7)

where Zin is the input impedance of the ADC and Pn is the cascaded thermal noise power
of the system
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Pn = kTsys BGsys

(3.8)

where k is Boltzmann’s constant, Tsys is the system temperature of the chain in Kelvin, B
is the bandwidth of the receiver, and Gsys is the total cascaded gain of the chain.
For a system whose noise temperature is dominated by the first component in the
chain after the antenna, the system noise temperature can be approximated as

Tsys ≈ T0 +

T1
G0

(3.9)

where T0 and G0 are the noise temperature and gain of the antenna and T1 is the noise
temperature of the first component after the antenna. Assuming an ambient temperature of
300 K and the first component is a low noise amplifier with a noise temperature of about 200
K, approximately 40 dB of cascaded gain is required for the thermal noise to toggle one bit
on the ADC. This gain is achieved with several amplifiers to overcome the losses introduced
by necessary filters, connectors, and the mixer.
Due to low prices and high performance of modern L-band components, the same
filter parts (Mini-Circuits RLP-216+) and amplifier parts (Mini-Circuits MAR-6SM+) are
used for each filter and amplifier stage respectively. The mixer used is the SIM-43LH+, also
from Mini-Circuits. In total, three amplifiers and two filters are used. A simulation of the
chain is shown in figure 3.4.

3.2.2

Phase Controlled Mixer LOs
For the baseband true time delay block to be useful for beamforming, the signal must

be mixed using an LO signal that is time advanced the same amount that the TTD block
will delay.
Consider a real signal sn (t) received at an element of an array consisting a modulation
a(t) and an RF carrier wave at frequency ω

sn (t) = a(t) cos(ωt)

30

(3.10)
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Figure 3.4: Predicted S-parameters of the frontend chain as simulated in ADS with Sparameters of components provided by the manufacturer, downconversion not shown. An
approximate gain of 40dB within the band of interested and an out-of-band rejection of
greater than 90dB is achieved, which are sufficient for this system.

It is desired to find a(t), so the signal is mixed (multiplied) with a signal m(t), which
is a wave at the same frequency as the carrier wave.

m(t) = cos(ωt)
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(3.11)

sn (t)m(t) = a(t) cos(ωt) cos(ωt)

1
= a(t)
cos((ω − ω)t) + cos((ω + ω)t)
2
1
1
= a(t) + a(t) cos(2ωt)
2
2

(3.12)

Applying a low-pass filter and assuming the amplitude lost is uninteresting,

sn (t)m(t) = a(t)

(3.13)

and the modulation is successfully recovered. Next, consider a propagation delay τn induced
by the geometry of the array elements, then

sn (t − τn ) = a(t − τn ) cos (ω(t − τn ))

(3.14)

Leaving the mixer signal as it was, the recovered modulation becomes

sn (t − τn )m(t) = a(t − τn ) cos(−ωτn )

(3.15)

a is recovered with a time delay matching the delay in s but it has an extra component
cos(−ωτn ), referred to as excess phase, that will introduce loss. This is the expected behavior
for an array whose elements receive different time delays. This can be corrected with the
max directivity beamformer corresponding to the direction of arrival that produces the time
delay τ , which for a digital beamformer in this notation is

wn =

1
cos(−ωτn )

(3.16)

In order to avoid beam squint with an analog system, this system is beamformed with
true time delay, which introduces a delay ∆n in addition to the natural delay τn . The goal
of the true time delay is to remove or otherwise modify the natural delay. The TTD can
occur either before or after mixing. For the before mixing case,
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sn (t − τn − ∆n ) = a(t − τn − ∆n )cos(ω(t − τn − ∆n ))

(3.17)

Mixing as before and using a low pass filter,
sn (t − τn − ∆n )m(t) = a(t − τn − ∆n ) cos(ω(t − τn − ∆n )) cos(ωt)

(3.18)

= a(t − τn − ∆n ) cos(−ωτn − ω∆n )
There is now a second term in the excess phase that is dependent on the true time delay.
This is undesirable, as the true time delay was introduced to remove the first term in the
excess phase. To completely compensate for this, the mixer signal m(t) can also be delayed
by the same amount:

sn (t − τn − ∆n )m(t − ∆n ) = a(t − τn − ∆n ) cos(ω(t − τn − ∆n )) cos(ω(t − ∆n ))

(3.19)

= a(t − τn − ∆n ) cos(−ωτn )
With proper selection of the true time delay and applying that delay to the mixers as well,
the TTD acts as a beamforming weight and can now remove or modify the natural delay
without causing additional excess phase.
The ZCU216 development board provides 16 independent DACs with a max sample
rate of 6 Gsps. The 1.55 GHz mixer LOs can be created using these DACs, with each LO
able to be independently phase controlled digitally. This allows the system to match the
mixer LO delays to the true time delays without the need for external hardware. Each of
the 16 DACs is guaranteed to be synchronized by the RFSoC’s multi-tile sync functionality.

3.2.3

Antenna
A wide band antenna was desired to allow the system to fully to test the bandwidth

capabilities of the TTD chips without needing to change the antennas. The antenna also
needed to remain compact, inexpensive, and easy to manufacture. A modified antipodal
Vivaldi antenna was chosen as the best candidate to meet these requirements.
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The Vivaldi antenna is a kind of tapered slot antenna, first introduced by [16], where
the slot has an elliptical rather than a linear taper. Later, [17] proposed the antipodal
version, where the sides of the slot are placed on opposing faces of the substrate, and the
feed line directly connects to one side. The ground plane of the feed line is tapered elliptically
like the slot to create a balun.
While this antenna is planar and very wide band, it suffers from issues of size. Typical
antipodal antennas are almost 2λ long by 2λ wide, which make them unsuitable for many
lower frequency applications. Recent research [18] [19] has demonstrated techniques to shrink
the size of Vivaldi antennas while maintaining their wide bandwidth.
Combining the techniques described in the previous references, a miniaturized Vivaldi
antenna was designed on a 2-layer FR408 (ǫr = 3.68) substrate. The material was chosen to
minimize the cost the of the antenna while maintaining reasonable RF performance.
The antenna design began with a standard antipodal Vivaldi antenna. Equation 1
in [20] is used to obtain approximate starting dimensions for length and width:
c
w=l=
f1

r

2
ǫr + 1

where f1 is the desired lowest frequency of operation.
The details of the slot’s taper are modeled by a series of intersecting and subtracting
ellipses. For a typical antipodal Vivaldi antenna, the selection of their dimension is described
in [20]. Because of the miniaturization techniques introduced shortly, only two quarterellipses are used in this modified Vivaldi antenna. The major axis of both quarter-ellipses
is set equal to the length of the antenna, and the minor axis of both quarter-ellipses is set
equal to half of the antenna’s width, minus a small amount to create a small gap between
the sides of the slot. Using these dimensions as a starting point, a miniaturized version of
the antipodal Vivaldi antenna can be designed in two steps.
First, the balun feed structure of the antenna is removed. Instead, the antenna is fed
with a simple microstrip line from the side of the structure. This results in an approximately
25% reduction in the total length of the antenna [19].
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Second, [18] showed that the dimensions of an antipodal Vivaldi antenna could be
reduced by approximately 50% by cutting slots in, or corrugating, the tapering sides of the
radiating slot, as shown in figure 3.5. Removing conductor in this way disturbs the usual
electric current path, causing the current to take a longer path and increasing the effective
size of the antenna. If the physical size of a typical antipodal Vivaldi antenna is kept the
same, corrugating the conductor will decrease the frequency of operation by about a factor
of 2. In this case, the halving of frequency is instead exploited to decrease the size of the
antenna while preserving the frequency of operation. For an antenna that has already been
modified by step one, removing the tapered ground plane balun, the size reduction from the
corrugation is about 40% in the dimensions of the antenna.
Using these approximate reductions as a guide, the overall dimensions of the miniaturized Vivaldi antenna can be found. For an antenna with a lower operating frequency of
1 GHz on a substrate with dielectric constant ǫr of 3.68, the original dimensions are about
200mm by 200mm. Knowing that these two methods will reduce the length and width of the
antenna by about 50%, the miniaturized version is expected to be about 100mm by 100mm.
Table 3.1: Dimensions for the parameters of the miniaturized Vivaldi antenna shown in figure 3.5. Electrical length is for the lowest frequency of operation,
1 GHz, in free space
Parameter mm
L 120
W 110
B 54.5
G 16
E1
2
E2
2

λ
0.400
0.367
0.182
0.053
0.007
0.007

Parameter
FS
F1
F2
S1
S2
S3

mm
5
2.8
1.5
1
3
3

λ
0.017
0.009
0.005
0.003
0.010
0.010

The width and spacing of the corrugations are approximately 0.01λ. The corrugations
extend from the sides of the antennas and end at the edge of an ellipse 0.007λ smaller than the
conducting quarter ellipse. Lengthwise, the corrugations end before reaching the microstrip
feed line, as to not disturb the ground plane of the feed. All dimensions shown in figure 3.5
were optimized in simulation and are summarized in table 3.1.
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Figure 3.5: Model of miniature Vivaldi antenna with dimensions

In the final version of the antenna, a quarter-wave transformer sized for the lowest
frequency of operation was added to the microstrip feed line to better match the antenna
for operation in its lower band. Comparing the modified Vivaldi antenna with its full size
counterpart shows that there is no loss in desired bandwidth.
The downside of using a Vivaldi antenna for wide-band operation is the inconsistencies
in directivity over its bandwidth. The Vivaldi antenna operates in two different modes,
referred to here as the dipole mode and the Vivaldi mode. The antenna operates in the
dipole mode at the lower end of the antenna’s bandwidth, where the antenna radiates in
a torus shape like a dipole. This mode is unsuited to directional operation, so the useful
bandwidth of the antenna is less than the S-parameters suggest. As the frequency increases,
the antenna gradually switches to the Vivaldi mode, where the torus changes into a distinct
front and back lobe. With further increase in frequency, the directivity of the main lobe
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Figure 3.6: Endfire directivity of the Miniaturized Vivaldi Antenna over frequency. Simulated in HFSS. Directivity increases as frequency increases over the antenna bandwidth
predicted by the simulated S11 (1-3 GHz). The second band predicted by the simulated S11
(4+ GHz) does not contain the same directivity as the primary band.

increases while the directivity of the back lobe decreases, as shown in figure 3.6. This trend
continues until the antenna reaches the upper limit of its 10dB bandwidth.
As seen in figures 3.8 and 3.9, the directivity across the project’s band of interest
varies by about 3dB. The difference is significant enough that it should be accounted for in
the system design, but it is left to future efforts to do so.
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Vivaldi v1 S11
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Figure 3.7: S11 of Miniaturized Vivaldi Antenna simulated in HFSS. This shows a 10dB
bandwidth from approximately 1 GHz to 3.25 GHz, or 105% with a center frequency of
2.125 GHz. A second band exists starting at about 4.25 GHz, but is not of interest for this
system.

Miniaturized Vivaldi Directivity Phi = 90°
L = 120mm, W = 110mm, FR408
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Figure 3.8: Directivity of the Miniaturized Vivaldi Antenna for fixed φ at several frequencies.
Simulated in HFSS.
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Miaturized Vivaldi Directivity Theta = 90°
L = 120mm, W = 110mm, FR408
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Figure 3.9: Directivity of the Miniaturized Vivaldi Antenna for fixed θ at several frequencies.
Simulated in HFSS.

Vivaldi Full Size vs Miaturized S11 Comparison
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Figure 3.10: Simulated S11 Comparison between the Full Size Vivaldi Antenna and the
Miniaturized version. The miniaturized antenna preserves the bandwidth of the original.
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3.3
3.3.1

Test Results
Fabricated Amplifier Chain
The RF frontend chain was manufactured on 4-layer FR408 material. As the final

design will incorporate a tunable notch filter chip and a TTD chip, the chain was designed
on three separate boards as seen in figure 3.11 and connected with standard SMA cables.
The chain was tested and found to have performance similar to that predicted in the ADS
simulation. The results are shown in figure 3.12.
The two aforementioned chips will eventually be placed on their own boards and
inserted between these three boards. Each board contains 4 channels, and the final implementation will have 4 of each board for a total of 16 channels.

Figure 3.11: Manufactured 4-channel RF frontend boards. 2 channels are populated in this
picture. The left board contains the first LNA in the chain, the middle board contains an
amplifier, mixer, and filter in that order, and the right board contains an amplifier and filter
in that order. The notch filter board will be inserted in between the first two boards, and
the TTD board will be inserted between the second two. Credit to Michael Jones and Lucas
Stock for the PCB design and population.
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Figure 3.12: Total gain of channel 1 of the RF frontend chain, baseband representation.
Sample points were taken every 25 MHz. The gain here exceeds the predicted gain in
simulation.

3.3.2

Implemented Phase Controlled LO’s
The phase controlled LO’s are produced by the high speed DACs located on the

ZCU216 board. The DACs operate with an effective sample rate of 2 Gsps. They are clocked
with an on-board PLL producing a 4 GHz clock signal. The LO samples are provided by
a DDS in the FPGA fabric that is clocked at 250 MHz. Each cycle, the DDS produces 16
samples in parallel that are then read into the DACs, which converts the data and outputs
the samples in serial. The DACs output the signal as a differential pair. An external balun
is used to convert it to a single-ended signal.
The effective sample rate is half of their actual clock because the DACs are run in their
I/Q to Real mode. An analog Real signal is produced using digital I/Q samples. Although
this reduces the effective sample rate, it enables the use of built in filters to remove unwanted
aliased tones. To produce the desired 1.55 GHz tone with a 2 Gsps effective sample rate, the
DACs operate in the second Nyquist zone, with the tone in the first Nyquist zone filtered
out by on-chip filters.
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The DDS achieves a frequency resolution of

∆f =

fs
≈ 3.81 kHz
2n

and a phase offset resolution of

∆φ =

2π
≈ 9.587E − 5 radians
2n

where n = 16 is the effective number of bits in the DDS LUT and fs = 250MHz is the clock
frequency. As the phase resolution is greater than the predicted resolution of the future true
time delay chips, these LO’s are sufficient to support the TTD system.
To measure phase noise in the LO signals, the signal was fed into a spectrum analyzer.
The minimum resolution bandwidth of 1 kHz on the analyzer was selected. A standard offset
of 10 kHz was used and the level of the noise at that offset was 68 dB below the power of the
carrier, or -68 dBc/kHz. To convert to the standard phase noise notation of dBc/Hz, which
is the noise in a smaller bandwidth, an additional 30 dB is subtracted to convert from kHz
to Hz.
The phase noise of the DAC produced LOs was measured as -98 dBc/Hz at a 10kHz
offset, which is comparable to signals generated by professional signal generator hardware.
A visual comparison between the two on a spectrum analyzer is shown in figure 3.13.

3.3.3

Antenna Comparison
The final miniaturized Vivaldi antenna was fabricated on 4-layer FR408 with the

middle two copper planes removed. S-parameter measurements using a network analyzer
show a reasonable match to the simulated parameters.
These antennas exhibit large bandwidths and low complexity. For evaluation, they
are compared to two other wide-band PCB antennas tuned to a center frequency of 1.55 GHz.
The first antenna is a square patch antenna with a large air gap between the patch and it’s
ground plane. This technique of using a very thick and very low dielectric constant layer is
known to produce high bandwidths [21]. The second design also uses an air gap technique,
but the patch is U-shaped like a tuning fork. This shape is a variation on a printed dipole
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Figure 3.13: Spectrum analyzer measurement of the DAC produced LO (on the right) next
to an LO produced by a dedicated commercial signal generator (on the left), both at approximately 1.55 GHz. There is no discernible difference in the signals at these frequencies,
and the phase noise is the same.

and allows the antenna to appear electrically longer while using the same amount of surface
area as a traditional patch. Although the unique shape is useful in shrinking the size, it still
relies on the air gap to achieve high bandwidths.
Of the three antennas, the Vivaldi has the largest percent bandwidth. It is also the
easiest to fabricate, as no air gap is required. The primary disadvantage is the variable
radiation pattern over frequency, which will must be accounted for in certain wide-band
processing schemes.
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Figure 3.14: Front (left) and back (right) of the fabricated miniaturized Vivaldi antenna,
built on FR408. In the back picture, the antenna is flipped along the top edge of the front
picture
Antenna
Vivaldi
E-Shaped
U-Shaped

Bandwidth
2000 MHz
300 MHz
400 MHz

Area
132 cm2
100 cm2
24.8 cm2

Thickness
1.6 mm
17.8 mm
23 mm

Table 3.2: Size and bandwidth comparison of three wideband PCB antennas with center
frequencies in L-band.

3.4

Summary
The frontend for the true time delay for RFI mitigation testbench receiver is now

designed. The channels achieve the 40 dB of gain that was determined as necessary by link
budget analysis in section 3.2.1. The low frequency Vivaldi antennas achieve and greatly
exceed the required bandwidth of the system while remaining simple and inexpensive. With
the high bandwidth, they are positioned to be used for tests at other frequencies as well.
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Figure 3.15: Simulated vs measured S11 parameters for the miniaturized Vivaldi antenna.
The measured antenna has a slightly lower frequency of operation, but still maintains a 100%
bandwidth.

Four complete channels as described in figure 3.3 minus the TTD and notch filters
are built and operational at the time of writing. The final receiver is planned to have a
total of sixteen channels with the antennas in a square four by four array. The project is
currently waiting on Washington State to deliver the TTD and notch filter chips that will
be integrated into the chain.
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CHAPTER 4.
USING THE CASPER FRAMEWORK FOR RAPID DESIGN ON RFSOC SYSTEMS

Radio telescopes and their associated electronics are typically very large systems that
require a great deal of time and monetary investment to construct. To make radio astronomy instruments more accessible, the Collaboration for Astronomy Signal Processing and
Electronics Research, or CASPER, has developed an open-source toolflow and framework for
rapid and inexpensive development of radio astronomy instruments. The CASPER framework consists of a graphical design frontend and a Linux operating system that the user can
control remotely using Python.
The framework is built for a series of development boards that contain a combination
of traditional embedded processors, FPGA fabric, and data converters [22]. Originally, these
boards were designed by CASPER itself, but recent developments in the industry have led to
many 3rd party development boards that are suitable for the CASPER framework. Thanks
to the efforts of Mitch Burnett at Brigham Young University, CASPER now supports the
Xilinx ZCU development boards (ZCU211, ZCU216, etc) built around the Xilinx RFSoC
chips.
RF System-on-Chips are highly versatile devices that are designed for use in a large
variety of RF systems beyond radio astronomy, but Burnett’s additions to CASPER currently
only support RFSoC features critical to radio astronomy such as the RFSoC ADCs. To allow
the CASPER framework to take greater advantage of RFSoC capabilities, I have built on the
original framework created by Mitch Burnett and enabled control of RFSoC DAC functions.
I have also also made using CASPER with the RFSoCs more user friendly by speeding up
the Simulink mask used to interact with the RFSoC in a CASPER design.

46

4.1

Simulink Design Paradigm
A CASPER design, from the designer’s perspective, begins with the graphical de-

sign and simulation environment MATLAB Simulink. Using the Xilinx System Generator
(XSG) tool in Simulink allows the designer to build a digital hardware design as a block
diagram/circuit, which XSG then converts into Verilog and VHDL. A number of custom
CASPER blocks (often called yellow-blocks for their color) are used as well to give access to
various components on the chosen development board and within the programmable logic.
One of the most important of these blocks is the CASPER software register, which creates
a register in the hardware that is readable or writable from software.
Once the design has been finished, it can also be simulated within Simulink, and the
various Simulink tools such as the data inspector, scopes, and other plotting tools can be
used to verify a design before building it. An example of this is shown in figure 4.1

Figure 4.1: Example of debugging a CASPER block design in Simulink using the data
inspector. Simulink allows a designer to simply select a line in the diagram and quickly
visualize the bits passing through it over the course of a simulation. Here, the data inspector
is used to plot the outputs of two complex multipliers fed by a DDS produced sine wave.

The design is then built by commands provided by CASPER that run the XSG tool
and Vivado to synthesize the design. However, instead of a typical bitstream, the CASPER
toolflow produces a wrapped version of the design with a .fpg filetype. This file is used by
the next part of the CASPER framework to program the board.
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4.2

Linux and Python User Interface
A CASPER board runs an embedded Linux operating system. The operating system

is able to access the various registers in the FPGA fabric through tcpborphserver.
A user is able to control and the board by directly connecting through processes like
SSH, but CASPER provides a convenient user interface through Python and the casperFPGA
library. This library uses the katcpt library to remotely control tcpborphserver in an
interactive Python environment.
When running a design, a user opens an interactive Python environment on another
machine that has network access to the target CASPER board. They then use casperFPGA
to connect to the board using its ip address. casperFPGA also has utilities to upload and
program their previously created .fpg file to the board and then access and control the
hardware and software in the design.

Figure 4.2: Diagram of how a live CASPER design is controlled. A user manipulates the
design from a separate machine by using the casperFPGA Python library. The library communicates with tcpborphserver running on the embedded Linux on the RFSoC by using
the katcp protocol. tcpborphserver has access to the rest of the Linux build as well as the
exposed registers in the FPGA fabric.
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4.3

Use in Radio Astronomy Receivers
CASPER is currently the design framework of choice for several radio astronomy

receivers, including the under-development ALPACA system. ALPACA is a 144-channel
phased array feed with cryogenically cooled elements. It was originally designed to be installed at the Arecibo telescope in Puerto Rico, and is currently under consideration to be
installed at the Greenback Observatory after the collapse of Arecibo. The phased array
feed allows for a single-dish telescope to capture multiple pixels on the sky simultaneously
through digital beamforming. These feeds are relatively new for radio astronomy instruments. The cryogenically cooled elements enable the instrument to achieve unprecedented
low noise operations, and at the time of writing no active instrument in the world has such
low temperature elements.
Each element is directly sampled individually using the 192 high speed ADC channels
provided by 12 Xilinx ZCU216 RFSoC platforms. The RFSoCs sample at the desired Lband frequencies, removing the need for external mixers. Once sampled, the RFSoCs send
the digital samples over a 100 Gigabit Ethernet connection for further processing. In this
system, Burnett expanded CASPER to enable straightforward implementation of the high
speed ADCs and 100 GbE.
The framework removes the need to interact with Vivado directly to create the RFSoC
FPGA design. It also provides a functioning Linux environment for networking to and
between RFSoC boards. This enables simple and fast development of radio astronomy
systems, as it does not require any experience with programming hardware or software. In
the radio astronomy research community, this is advantageous because the skill sets of radio
astronomy researchers do not commonly include these engineering skills. The time to build
these skills is a large investment that would be rather spent on the science itself.

4.4

Extension for Use in Tx/Rx Systems
The CASPER framework is designed with radio astronomy in mind, so it focuses on

enabling convenient use of analog to digital converters. However, the framework can enable
rapid development and easy use of any system that runs on a development board that has a
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mix of programmable logic, processors, and data converters. So long as the board contains
digital to analog converters as well as the usual ADCs, CASPER has the potential to enable
full transmit and receive systems such as radar or communication systems.
The Xilinx RFSoC development boards are well-positioned for full Tx/Rx use. Development work was already begun by Burnett for CASPER to access and configure their
ADCs for radio astronomy receiving. His work has now been extended by me to enable full,
individual configuration of all data converters present on the RFSoC chips, including both
ADCs and DACs.

4.4.1

Extending the Burnett RFDC Yellow Block
Created by Mitch Burnett, the RFDC yellow block is the core component of creating

a CASPER design for a Xilinx RFSoC. The block replicates the abilities of the Xilinx Vivado
IP block associated with the RFDC, which is the collection of high-speed data converters
on the RFSoC. The block allows the user to configure the data converters for various modes
and parameters of operation, including I/Q modes, sampling rates, and mixer modes among
others. The block is also necessary to initialize the data converters. Upon building a design,
the yellow block version of the RFDC block, at its core, simply creates a list of TCL commands to instantiate and configure the Vivado version of the block for the CASPER design’s
associated Vivado project.
The Vivado version of this block provides configuration for each individual data converter (slice), including both ADC slices and DAC slices. The original version of the CASPER
RFDC made by Burnett only allowed a user to configure ADCs, and the configuration of
each tile was copied to each other tile. The updated version I developed by building off of
the original, seen in figure 4.4, allows for configuration of the DACs as well as individual
control over each data converter slice’s options. For generation 3 RFSoC parts, there is also
control over the part’s clock forwarding scheme under the system clocking tab.
The implementation of the RFDC yellow block is primarily composed of the following
files: rfdc mask.m, rfdc mask.py, and rfdc.slx. rfdc.slx contains the Simulink mask
model and parameters for the yellow block. rfdc mask.m contains the initialization function
that the yellow block mask calls upon creation and subsequent openings. rfdc mask.py is
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Figure 4.3: Example basic RFSoC CASPER design containing a Xilinx System Generator
block, a CASPER platform yellow block, and the updated CASPER RFDC yellow block.
Ports labeled with ”s” are for the DACs and those labeled with ”m” are for the ADCs.

called by the CASPER toolflow to convert the information in the Simulink mask into TCL
commands that Vivado uses to build the block. A number of helper .m files are used as well
to assist in drawing the mask and mask interface and provide parameter checks.

4.4.2

RFDC Yellow Block Opening Time
In addition to extending the abilities of the RFDC yellow block, I greatly improved the

opening time of the block’s interface. The block’s user interface is created using Simulink’s
mask parameters tool, which allows one to create a graphical interface to edit the mask
parameters. This interface is also able to draw and modify its own block and run design
checks on the input parameters.
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Figure 4.4: Updated CASPER RFDC yellow block mask. It now has individual options
for each data converter slice provided by the RFDC, as well as control of the DACs and
clocking scheme. The mask is intended to look similar to its Vivado equivalent, and the
mask replicates the majority of its functions.

Before the block was extended to include DAC parameters and individual tile control,
it took about 5 seconds for the mask to open. Due to the original architecture of the Burnett
RFDC yellow block, the opening time increased to 40 seconds after the addition of the DAC
parameters and individual converter controls. This made it extremely difficult for a designer
to work with the mask.
Various techniques were used to cut down the opening time of the mask. To better
understand why it was taking so long to open, I first discuss what happens when any mask
is opened.
A Simulink mask contains an init functions that runs whenever the mask is opened.
After the function is run, the mask goes through each of its parameters and runs any functions
included in the parameter. The first time the mask is opened, it also programmatically sets
each of the parameters to their default values. For the RFDC block, there are several parameter functions that must run to manipulate mask interface and perform design checks. The
init function itself (rfdc mask.m) includes some mask interface manipulation, but primarily
draws or redraws the correct gateway blocks that are necessary in synthesis. These gateway
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Figure 4.5: Simulink mask editor for the updated CASPER RFDC yellow block mask. This is
the primary interface for controlling the appearance of the mask and defining parameters and
options to be manipulated by a user. Callback functions (defined as separate .m files) are used
to change mask appearance and perform design checks as the user edits parameters. With
the addition of parameters for the DACs, this updated version of the RFDC mask contains
eight times the number of parameters as the previous version, as each of the potentially eight
tiles now have individual parameters.

blocks are very important in insuring the design works as intended once implemented, and
they are dependent on the parameters in the mask. Because this drawing is handled in this
function, the function is also occasionally called by other parameter functions.
The gateway drawing is particularly slow. On average, rfdc mask.m takes 0.01 seconds to run, compared to the other parameter functions that take only 0.002 seconds to run.
This might seem fast, but the problem comes from the number of times rfdc mask.m is run.
Anytime a parameter is set, whether graphically or programmatically, the init function is run again. Since the mask sets every parameter upon first opening, the init function
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Figure 4.6: Simulink mask editor for the updated CASPER RFDC yellow block mask showing
the initialization script. Checks were inserted here to prevent rfdc mask.m from running
multiple times when opening the mask, thus decreasing the mask opening time.

is run once for each parameter. After extending the block to include individual parameters
for every data converter, and doubling the number of data converters, there are now over
two thousand parameters that force the init function to run when the mask is first opened.
This problem is made worse by other parameter functions that programmatically set
parameters. Each time these parameter functions set other parameters, the init function
runs again, and since all parameter functions are called upon mask opening, the number of
times rfdc mask.m runs increases by about 800. When taken all together, this led to the
mask taking nearly 40 seconds to open.
After much investigation, it was found that there is currently no support in MATLAB
Simulink to disable the init function from running every time a parameter is set. To get
around this, I decided the system needed a persistent variable to toggle the gateway drawing
(which is the largest time cost in rfdc mask.m) and only allow it if a relevant parameter
changes. This is provided by the CASPER functions save state() and same state(). A
second, simpler set of persistent variables is implemented as additional mask parameters to
further check for the need to run rfdc mask.m at all during opening.
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With these changes, rfdc mask.m now only runs once when opening, and is then only
run when a relevant parameter is modified. The mask opening time is now about 4 seconds,
which is actually faster than the equivalent mask provided by Xilinx in Vivado.

4.4.3

Parallel Output DDS
The RFSoC DACs are able to run at an effective sample rate of 4 Gsps. To achieve

this high sample rate while working with a more reasonable FPGA clock (often about 250
MHz), the DACs can be configured to take digital samples in parallel. For this example of
a 250 MHz FPGA clock and 6 Gsps effective sample rate, 16 samples must be fed into the
DACs each clock cycle.
Xilinx does not currently provide a DDS that can output parallel samples to take
advantage of this capability. In support of the true time delay for RFI mitigation project
discussed in chapter 3, a parallel output DDS was created in conjunction with Jakob Kunzler
in Simulink. The DDS will primarily be referred to as the Polyphase DDS, or PPDDS, from
here on.
The PPDDS is built on LUTs that contain the values of sine. It takes a phase
increment and phase offset parameter to determine how quickly it moves through the LUTs.
For the example PPDDS with M in-phase and M quadrature outputs, there are 2M outputs
as follows:

Im = sin((n + m/M )φi + φo )
Qm = sin((n + m/M )φi + φo + π/2)
where n is the clock cycle integer and m is an integer from 0 to M − 1. Each cycle, M
samples of the sine wave at frequency φi and with phase offset φo is output, along with the
M corresponding quadrature samples. By combining these outputs in parallel each clock
cycle, the RFDC achieves a sample rate higher than the clock rate.
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Figure 4.7: Parallel phase generation circuit for an I/Q output with M = 4. The circuit
takes a base phase offset and total phase increment, then generates the phase values at 4
evenly spaced times. In one clock cycle, the total phase will increment by φi , and each
parallel output increments the phase by φi /M . These phases are then output to sine wave
look-up-tables for conversion to amplitude.

The phase increment φi required to achieve a desired output frequency f given an
effective sample frequency fs can be obtained with
f = fs φi

(4.1)

The PPDDS is implemented using discrete LUT values, so the phase increment has
finite precision and is of the form
φi =

a
2n

(4.2)

where a is the sine advance in number of LUT steps and n is the bit precision (and therefore
depth) of the LUT. For the PPDDS, n = 16.
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The PPDDS accepts the phase increment in terms of integer LUT steps a, so a desired
frequency can be obtained with
a=

f n
2
fs

(4.3)

The PSDDS produces a set of M in-phase and M quadrature outputs in parallel,
according to the message structure defined in Xilinx PG269, where I and Q are interleaved
with Q first, then I, and with the latest values first. An example from PG269 is shown in
figure 4.8 for M = 8.

Figure 4.8: Figure 101 from PG269 showing the message structure of the RFDC DAC I/Q
input for M = 8. 16 values are handed off to the RFDC every clock cycle.

4.4.4

Loopback Demonstration with Digital Beamforming
To show the use of the PPDDS, a loopback demonstration was developed. The

demonstration contains 4 transmit and 4 receive channels utilizing 1 tile each of the RFDC
on the ZCU216 RFSoC developement board. Two banks of PPDDS blocks are used to
generate two signals that are summed are fed into each of the 4 DACs. Each PPDDS is
individually software controllable in frequency and relative phase offset from each other.
The outputs of the DACs are fed back into the inputs of the ADCs using SMA
cables. The PPDDSs are configured to create 2 separate simulated plane waves arriving at
a uniform line array with half-wavelength element spacing from 2 arbitrary directions. The
center frequency of the array is 250 MHz. The ADCs then sample these plane waves and
converted them to an I/Q representation.
Beamformer weights are calculated off of the platform in Python using a max SNR
beamformer and a priori knowledge of the directions of the two incoming plane waves. The
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beamformer treats one of the plane waves as a signal of interest and the other as an interfering
signal.
The max SNR beamformer is a straightforward, unconstrained optimization of the
SNR of a system and can be written as

wmsnr

w H Rs w
= argmax H
w Rn w
w

(4.4)

where Rs is the signal correlation matrix and Rn is the noise correlation matrix [23]. The
weights are then normalized. Here, they are set so that the max weight has unit magnitude.
For a point source signal of interest, equation 4.4 can be simplified to

wmsnr = R−1
n ds

(4.5)

where ds is the array response steering vector corresponding to the signal of interest. In this
demonstration, the interfering signal is also a single point source, so
Rn = dH
i di

(4.6)

For the uniform line array, the steering vector of a received signal is a series of phase
shifts that increase linearly across the array depending on the signal’s angle of arrival.





d(θ) = 




1
e−jξ
..
.
e−j(M −1)ξ










(4.7)

where M is the number of elements in the linear array and ξ is the phase delay given by

ξ=

2πf c
sin θ
d

(4.8)

where f is the center frequency of the signal, c is the speed of light, and d is the spacing
between array elements.
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Once the weights are calculated, they are written from Python to complex multiply
blocks in the FPGA for application to the incoming samples. The beamformed samples are
then summed and fed into a CASPER provided spectrometer based on the polyphase filter
bank. The output of the spectrometer is finally read off of the ZCU216 and plotted in real
time in Python. The CASPER Simulink block design is shown in figure 4.9. The rejection
of the interfering signal in the demonstration matches well with the rejection predicted in
the analytical solution.

Figure 4.9: CASPER design for the loopback demonstration. On the left, the signal of
interest and the interferer are produced using the aforementioned PPDDS blocks and fed
into the RFDC DACs. On the right, the received samples are multiplied with beamformer
weights, summed across channels, and fed through a spectrometer.

The design supports up to a four element line array, one element per line. Due to
issues with the balun boards, one channel was unusable, so the demonstration was run as a
three element array instead. The results of the demonstration are shown in figures 4.11 and
4.12. The digital beamformer successfully rejects the interfering signal as predicted by the
max SNR beamformer analytical solution shown in 4.10.
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Figure 4.10: Analytical solution for max SNR beamformer for a 3 element ULA with halfwavelength spacing.
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Figure 4.11: Spectrometer output of the demonstration running on the ZCU216 with equal
weights applied, ie no beamforming. The signal of interest (the left spike at about 260 MHz)
is arriving at 10 degrees off broadside, and the interferer (the right spike at about 270 MHz)
is arriving at 65 degrees off broadside. The signals are equal in power, but the natural
pattern of the array reduces the interferer somewhat even without beamforming.

Figure 4.12: Spectrometer output of the demonstration running on the ZCU216 with max
SNR beamformer weights applied. The signal of interest (the left spike at about 260 MHz)
is arriving at 10 degrees off broadside, and the interferer (the right spike at about 270 MHz)
is arriving at 65 degrees off broadside. The interferer is now rejected by more than 30dB
compared to the signal of interest.
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4.5

Summary
Full individual data converter control and transmit capabilities are now implemented

in CASPER, and the framework is well-equipped to be used for systems beyond radio astronomy. A new CASPER parallel output DDS is also now available to the CASPER community
to use with the RFSoC DACs. The demonstration in section 4.4.4 has shown that full duplex operations are possible using the updated CASPER, which creates the potential for
CASPER to become the backend for communications or radar.
The major limitation of CASPER is its reliance on access to the proprietary products
MATLAB Simulink and Xilinx System Generator, despite CASPER itself being open source.
GNU Radio is another open-source project that has similar capabilities as far as implementing RF systems as block designs go and does not rely on licensed software, but it does not
integrate the FPGA design into its toolflow as it is traditionally used for software-defined
radio that does not have FPGA fabric. So long as a project has access to the necessary
licenses, CASPER is the superior option for creating RFSoC systems.
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CHAPTER 5.

CONCLUSION

The modern wireless world is filled with signals and clutter from countless applications. This situation will only become worse in the coming years as the world becomes more
crowded with wireless devices and more demanding of high-speed wireless systems. The
challenge of today is to create systems that can cut through the noise and operate despite
unwanted interference while still being compact and affordable. True time delay beamforming, with its wideband performance in the analog domain, enables sensitive instruments to
be used alongside strong interference. The true time delay for RFI mitigation system is a
step forward in proving that TTD can be implemented effectively in a small form factor.
With the move to integrated RF system-on-chip platforms, compact and rapid solutions for both large commercial endeavors and custom bespoke projects are more feasible.
Phased array technology and techniques such as RFI cancellation, electronic beamsteering,
and MIMO are now accessible to small, low cost systems. This was shown with a GPS receiver powerful enough to beamform onto multiple satellites simultaneously while still being
compact enough to fly on a drone.
The cost and time to create complicated radio astronomy instruments has been significantly reduced with the CASPER framework now supporting RFSoC platforms. By
extending CASPER to access transmit functionality, those same savings in the radio astronomy world have become available to communication and radar systems as well. The
loopback beamforming test demonstrated the versatility of CASPER and the RFSoC and
their ability to enable digital beamforming with an simple interface.

5.1

Future Work
This thesis has demonstrated how BYU has been using RFSoCs to create compact,

adaptable, and easily developed systems. Each of the presented systems could use more
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work, and a few of them are still being actively developed. The phased array GPS system
has unfortunately been discontinued due to funding cuts related to the global pandemic, but
the hardware and software developed for it is available for future experiments. Ideally, the
system would be tested by actually flying it on a drone.
The adaptable phased array receiver testbench is patiently waiting its first true time
delay and notch filter chips to test. Currently, the primary limitation in the system is the
custom balun board that connects the RF front-end to the ZCU216. Refinements need to
be made to the design so that channels remain even with each other going through the
board. Although the current iteration of the testbench operates at L-band, there is interest
in creating a set of front-end modules to allow for X-band tests as well. While waiting, the
testbench is being used in support of CASPER developments.
As an open-source project, CASPER is perpetually under development. The addition
of RFSoC support and DAC control has greatly increased the value of the toolflow. Several
CASPER compatible circuits and tutorials have been created to help new users as well.
There are several RFSoC features that are still being or have yet to be worked on. Examples
of these include multi-tile and multi-chip synchronization for both ADCs and DACs, use
of on-chip automatic gain control circuits, real-time control of digital mixer NCOs, and
real-time control of DAC output power.
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APPENDIX A.

ANTENNA CHAMBER CONTROL PROTOCOL

The far field antenna chamber on the 5th floor of the Clyde Building at BYU is a
shared resource between research groups in the department of Electrical Engineering to facilitate far field antenna measurements and other experiments that need a microwave anechoic
chamber. The chamber consist of a horn antenna at the far end and a robotic arm directly
across from it at the entrance to the chamber. In a typical usage scenario, an antenna is
mounted to the robot arm and receives a signal from the horn antenna. By moving the robot
arm and therefore the antenna under test, radiation pattern measurements can be made.
In 2019, the robot arm was upgraded with parts that allow for a heavier antenna to
be mounted and manipulated. Initial work on this upgrade was performed by Travis Bonner
and Justen Gardner. With this update came a change in control software. The new setup
of the chamber and control scheme for the arm is described here.

A.1

Physical Configuration of the Chamber

A.1.1

Robot Arm
The new robot arm was custom built by Travis Bonner and Justen Gardner. A

portion of their notes are adapted here as a reference on the arm’s construction:
The system uses three servo motors, and thus has 3-axis control. Motors 1 and 3
were taken from a Pan-Tilt unit (PTU-46-17.5) built by Directed Perception Inc.
Motor 2 is a SY42STH38-1684A stepper motor. It was attached to a 65:1 speed
reduction gearbox in order to increase the torque and to lift a target weight of
15 pounds. An adapter bracket was created to join the gearbox to the motor.
Feedback was required for each axis to compensate for missed steps and ensure
positional accuracy. A potentiometer was used to provide feedback for motor 1.
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The feedback for motors 2 and 3 comes from a Sparkfun MPU-9250. The MPU’s
data is used to find the acceleration due to gravity in the directions of the axes
of motors 2 and 3. Software is used to determine from the accelerometer the
position of the arm in those two directions.
A custom antenna mounting bracket was machined from aluminum to provide
strength and tight tolerance for the antenna mount. Loose tolerances with antenna brackets can cause inconsistent measurements and undesirable weight shifting during arm movement. The mounting bracket uses two screws to connect its
two halves, which mount to the arm and the antenna, respectively. The arm-half
of the bracket also has two mounting holes for the MPU. Being directly connected
to the antenna mount ensures that the MPU is accurately measuring the position
of the antenna.

Figure A.1: Diagram of the robot arm from a side view, labeling its various parts. The arm
is attached to the wall of the chamber at the the pictured left side of the fork mount. Credit
to Justen Gardner.
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Figure A.2: Diagram of the robot arm from a top view, labeling its various parts. Credit to
Justen Gardner.

A.2

Hardware Control Scheme
The robot arm servos are controlled by an FPGA running a Microblaze soft processor.

A collection of C code has been developed to run on the Microblaze and act as a basic driver
for the arm.
The code provides for two modes of operation: manual and automatic. In manual
mode, the Microblaze accepts input from a number of hardware switches and buttons located
on the FPGA board. Of interest to a user is the direction switch and the three servo buttons.
Each servo button will activate one of the three servos on the robot arm, causing the servo
to rotate in one direction. The direction switch is used to indicate what direction the servos
will rotate in. Another switch is present to change the robot arm to automatic mode.
In automatic mode, the Microblaze accepts input over a 9600 baud serial connection
and will move the arm to an indicated rotational position. The inputs must be of the a
specific form. For a move command, the input format is:
m(±??.??,±??.??)
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Arm
Base

To Horn

Figure A.3: Coordinate system for the robot arm. φ is the azimuth rotation angle and θ is
the elevation rotation angle. As the arm is mounted perpendicular to a wall, the arm can
move up to ±90◦ in either dimension. φ = θ = 0◦ is defined as the vector normal to the
wall and therefore in line with the horn antenna, and positive angles are to the right and up.
Polarization γ, not displayed here, is the rotation of the end of the robot arm, with positive
angles indicating clockwise rotation.

where ± indicates that the character should be either a + or −, and each ? is an numeric
character from 0-9. The first argument in the parenthesis is the azimuth (horizontal) angle
of the arm position and the second is the elevation (vertical) angle of the arm position, both
in degrees. Because of limitations in the serial UART buffer size of the Microblaze, the third
axis argument, polarization (rotation), must be sent separately after this move command is
sent. The third argument must be sent as:
±??.??

71

with the ± and ? having the same meaning as before. This argument does not need to be
sent with any m, parenthesis, or commas as the parser expects only the argument.
A calibration command is also available by sending a single character c. Upon reception, the arm will reset its coordinate system with the current azimuth, elevation, and
polarization (φ, θ, γ) orientation as the baseline (0◦ , 0◦ , 0◦ ). As the arm takes its current orientation as the baseline upon startup, and does not track its position in manual mode, this
command should be used after manually moving the arm to the correct baseline orientation
and switching to automatic mode.

A.3

Measurement Position Corrections
When the chamber is used to measure the far fields of an antenna, the coordinate

system of the arm is different than the desired coordinate center, both because the rotational
center of the system is at the base of the arm rather than phase center of the antenna and
because it is the antenna under test that is moving and not the reference horn antenna.
The most basic correction is of sign, as moving the arm to +θ would result in the reference
horn being located at −θ. The same applies for φ and polarization. So, the sign of the arm
position must be the opposite of the sign of the desired measurement position.
The second correction that must be applied is to correct for the rotational center
of the antenna under test not being at the phase center. The length of the arm must be
taken account into a problem of geometry to convert a desired measurement position into a
physical position of the arm.
The third and final correction is to preserve the desired polarization of the antenna
with respect to the reference horn antenna. As the arm moves the antenna under test to a
desired position, the polarization (rotation) compared to the reference antenna may change
and must be corrected.

A.4

User Interface
While the arm’s automatic mode can be controlled directly by sending the commands

over a serial connection, this is inconvenient when performing tests with many move com-
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mands. To help automate a testing process and lower the barrier to entry for a potential
user to use the chamber, a Python-based GUI is being developed to control the arm.
The GUI also performs the necessary position corrections for making measurements.
A user will input the desired measurement angle, and the GUI will convert the desired angle
into the proper physical arm position according to the corrections described in A.3, then
send that arm position to the Microblaze controller.
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